Instruction-Level Parallelism for Reconfigurable Computing
نویسندگان
چکیده
Reconngurable coprocessors can exploit large degrees of instruction-level parallelism (ILP). In compiling sequential code for re-conngurable coprocessors, we have found it convenient to borrow techniques previously developed for exploiting ILP for very long instruction word (VLIW) processors. With some minor adaptations, these techniques are a natural match for automatic compilation to a reconngurable copro-cessor. This paper will review these techniques in their original context, describe how we have adapted them for reconngurable computing, and present some preliminary results on compiling application programs written in the C programming language.
منابع مشابه
MT-ADRES: Multithreading on Coarse-Grained Reconfigurable Architecture
The coarse-grained reconfigurable architecture ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) and its compiler offer high instruction-level parallelism (ILP) to applications by means of a sparsely interconnected array of functional units and register files. As high-ILP architectures achieve only low parallelism when executing partially sequential code segments, which is al...
متن کاملParallelism Utilization in Embedded Reconfigurable Computing Systems: A Survey of Recent Trends
Recently, embedded reconfigurable computing has attracted great attention due to its potential to accelerate application execution. Its key feature is the ability to perform computations in hardware to increase performance, while retaining much of the flexibility of a software solution. Researchers in this field have reported substantial performance improvements for a variety of different appli...
متن کاملInterconnect Architectures for Coarse-Grained Reconfigu
The ability of a compiler to exploit loop-level parallelism in a reconfigurable array is significantly affected by the amount of flexibility in the interconnect architecture. A less flexible interconnect will make it more difficult for the compiler to find efficient loop-level pipelined schedules, leading to reduced instruction throughput, and larger configuration bit storage area. In this pape...
متن کاملIob Iob Iob Iob Iob Iob Iob Iob Iob Iob Iob Iob
H igh-performance reconfigurable computers (HPRCs)1,2 based on conventional processors and field-programmable gate arrays (FPGAs)3 have been gaining the attention of the high-performance computing community in the past few years.4 These synergistic systems have the potential to exploit coarse-grained functional parallelism as well as fine-grained instruction-level parallelism through direct har...
متن کاملFactors Influencing the Performance of a CPU-RFU Hybrid Architecture
Closely coupling a reconfigurable fabric with a conventional processor has been shown to successfully improve the system performance. However, today’s superscalar processors are both complex and adept at extracting Instruction Level Parallelism (ILP), which introduces many complex issues to the design of a hybrid CPU-RFU system. This paper examines the design of a superscalar processor augmente...
متن کامل